Show simple item record

dc.contributor.supervisor Ferens, Ken (Electrical and Computer Engineering) en
dc.contributor.author Cook, Darcy Philip
dc.date.accessioned 2011-01-19T22:46:23Z
dc.date.available 2011-01-19T22:46:23Z
dc.date.issued 2011-01-19T22:46:23Z
dc.identifier.uri http://hdl.handle.net/1993/4383
dc.description.abstract Over the past decade, the processing speed requirement of embedded systems has steadily increased. Since faster clocking of a single processor can no longer be considered to increase the processing speed of the system (due to overheating and other constraints), the development of multiprocessors on a single chip has stepped up to meet the demand. One approach has been to design and develop a multiprocessing platform to handle a large set of homogeneous applications. However, this development has been slow due to the intractable design space, which results when both the hardware and software are required to be adjustable to meet the needs of the dissimilar applications. A different approach has been to limit the number of targeted applications to be similar in some sense. By limiting the number of targeted applications to a cohesive set, the design space can become manageable. This thesis proposes a framework for a multiprocessing system-on-chip (MPSoC), consisting of a cohesive hardware and software architecture intended specifically for problems that are stream-oriented (e.g., video streaming). The framework allows the hardware and software to be customized to fit a specific application within the cohesive set, while narrowing the design space to a manageable set of design parameters. In addition, this thesis designs and develops an analytic model, using a discrete-time Markov chain, to measure the performance of an MPSoC framework implementation when the number of concurrent processing elements is varied. Finally, a chaotic simulated annealing algorithm was developed to determine an optimal mapping and scheduling of tasks to processing elements within the MPSoC. en
dc.format.extent 4515524 bytes
dc.format.extent 4515524 bytes
dc.format.mimetype application/zip
dc.format.mimetype application/pdf
dc.language.iso en_US
dc.subject system-on-chip en
dc.subject multiprocessing en
dc.title A multiprocessng system-on-chip framework targeting stream-oriented applications en
dc.degree.discipline Electrical and Computer Engineering en
dc.contributor.examiningcommittee Kinsner, Witold (Electrical and Computer Engineering) Thulasiraman, Parimala (Computer Science) en
dc.degree.level Master of Science (M.Sc.) en
dc.description.note February 2011 en


Files in this item

This item appears in the following Collection(s)

Show simple item record

View Statistics