A multiprocessng system-on-chip framework targeting stream-oriented applications

Simple item page
dc.contributor.authorCook, Darcy Philip
dc.contributor.examiningcommitteeKinsner, Witold (Electrical and Computer Engineering) Thulasiraman, Parimala (Computer Science)en
dc.contributor.supervisorFerens, Ken (Electrical and Computer Engineering)en
dc.date.accessioned2011-01-19T22:46:23Z
dc.date.available2011-01-19T22:46:23Z
dc.date.issued2011-01-19T22:46:23Z
dc.degree.disciplineElectrical and Computer Engineeringen_US
dc.degree.levelMaster of Science (M.Sc.)en_US
dc.description.abstractOver the past decade, the processing speed requirement of embedded systems has steadily increased. Since faster clocking of a single processor can no longer be considered to increase the processing speed of the system (due to overheating and other constraints), the development of multiprocessors on a single chip has stepped up to meet the demand. One approach has been to design and develop a multiprocessing platform to handle a large set of homogeneous applications. However, this development has been slow due to the intractable design space, which results when both the hardware and software are required to be adjustable to meet the needs of the dissimilar applications. A different approach has been to limit the number of targeted applications to be similar in some sense. By limiting the number of targeted applications to a cohesive set, the design space can become manageable. This thesis proposes a framework for a multiprocessing system-on-chip (MPSoC), consisting of a cohesive hardware and software architecture intended specifically for problems that are stream-oriented (e.g., video streaming). The framework allows the hardware and software to be customized to fit a specific application within the cohesive set, while narrowing the design space to a manageable set of design parameters. In addition, this thesis designs and develops an analytic model, using a discrete-time Markov chain, to measure the performance of an MPSoC framework implementation when the number of concurrent processing elements is varied. Finally, a chaotic simulated annealing algorithm was developed to determine an optimal mapping and scheduling of tasks to processing elements within the MPSoC.en
dc.description.noteFebruary 2011en
dc.format.extent4515524 bytes
dc.format.extent4515524 bytes
dc.format.mimetypeapplication/zip
dc.format.mimetypeapplication/pdf
dc.identifier.urihttp://hdl.handle.net/1993/4383
dc.language.isoengen_US
dc.rightsopen accessen_US
dc.subjectsystem-on-chipen
dc.subjectmultiprocessingen
dc.titleA multiprocessng system-on-chip framework targeting stream-oriented applicationsen
dc.typemaster thesisen_US
Files
Original bundle
Now showing 1 - 2 of 2
Thumbnail Image
Name:
cook_darcy.pdf
Size:
4.31 MB
Format:
Adobe Portable Document Format
Description:
Thesis file
Download
Thumbnail Image
Name:
Thesis CD.zip
Size:
92.47 MB
Format:
Winzipped zip file
Description:
Thesis CD-ROM file
Download
License bundle
Now showing 1 - 1 of 1
Thumbnail Image
Name:
license.txt
Size:
2.33 KB
Format:
Item-specific license agreed to upon submission
Description:
Download
Collections
FGS - Electronic Theses and Practica