The simulation and its verification of high-speed printed circuit boards with CAD/CAE tools

Simple item page
dc.contributor.authorZarychta, Jaroslawen_US
dc.date.accessioned2013-03-04T21:47:31Z
dc.date.available2013-03-04T21:47:31Z
dc.date.issued1989en_US
dc.degree.disciplineElectrical Engineeringen_US
dc.degree.levelMaster of Science (M.Sc.)en_US
dc.description.abstracten_US
dc.format.extentxii, 149 leaves :en_US
dc.identifierocm72746898en_US
dc.identifier.urihttp://hdl.handle.net/1993/16938
dc.language.isoengen_US
dc.rightsopen accessen_US
dc.titleThe simulation and its verification of high-speed printed circuit boards with CAD/CAE toolsen_US
dc.typemaster thesisen_US
Files
Original bundle
Now showing 1 - 1 of 1
Thumbnail Image
Name:
Zarychta_The_simulation.pdf
Size:
10.6 MB
Format:
Adobe Portable Document Format
Description:
Download
Collections
FGS - Electronic Theses and Practica