Show simple item record

dc.contributor.supervisor Gole, Aniruddha (Electrical and Computer Engineering) en_US
dc.contributor.author Yi, Yue
dc.date.accessioned 2019-02-26T22:29:39Z
dc.date.available 2019-02-26T22:29:39Z
dc.date.issued 2019-02-19 en_US
dc.date.submitted 2019-02-19T22:01:13Z en
dc.identifier.citation Y. Yi, Ajinai and A.M. Gole, “FPGA Implementation of Impedance-Compensated Phase-Locked Loop for HVdc Converters,” The Journal of Engineering, 2018, DOI: 10.1049/joe.2018.8789, IET Digital Library en_US
dc.identifier.citation Y. Yi, A.D. Sinkar and A.M. Gole, “Effects of Time Delay, DC Offset and Truncation Errors on Interfacing of a Phase-Locked Loop (PLL) with a Real-time Simulator for Controller Hardware-In-the-Loop(CHIL) Simulation” The 15th IET International Conference on AC and DC Power Transmission, 5-7 February 2019 en_US
dc.identifier.uri http://hdl.handle.net/1993/33764
dc.description.abstract The Phase-Locked Loop (PLL) plays a key role in HVdc systems. Recently, a new type of PLL called the Impedance-Compensated Phase-Locked Loop (IC-PLL) was introduced to compensate for the voltage drop across the ac network's Thevenin impedance, making the phase locking more robust against transients and harmonics. The IC-PLL has an improved dynamic response as compared with the traditional approaches. However, prior to this thesis, studies of the IC-PLL were based on off-line simulations. In this thesis, an actual IC-PLL is constructed in hardware using a Field- Programmable Gate Array(FPGA). Paralleled structure is implemented on the FPGA to achieve high speed. The IC-PLL's performance is investigated by connecting it to a real-time model of the HVdc system simulated using a Real-Time Digital Simulator (RTDS). Different types of system disturbances such as sudden step change in power, voltage magnitude change and voltage distortion are applied to examine the IC- PLL's dynamic behaviour. Results are compared with the traditional Trans-vector PLL (TV-PLL). The results show the IC-PLL tracks the phase and frequency of the Point of Common Coupling(PCC) voltage in the steady-state and has a minimal error with load changes. Moreover, this thesis investigated potential sources of error when conducting the Controller Hardware-in-Loop (CHIL) simulation of the IC-PLL. The investigation was carried out by building a detailed off-line simulation of the CHIL simulation itself by including models of the interface delays, offsets and finite precision of ADC and DACs. The results show that for this type of interfacing, the constant interface delay and offsets have minimal impact on the accuracy, however, finite precision of ADC and DACs will have a significant impact on the CHIL simulation. en_US
dc.subject HVDC en_US
dc.subject FPGA en_US
dc.subject Phase-Locked Loop en_US
dc.subject LCC en_US
dc.subject Hardware-In-the-Loop en_US
dc.title FPGA implementation of impedance-compensated phase-locked loop en_US
dc.degree.discipline Electrical and Computer Engineering en_US
dc.contributor.examiningcommittee Zhou, Jenny (Electrical and Computer Engineering) Leung, Carson (Computer Science) en_US
dc.degree.level Master of Science (M.Sc.) en_US
dc.description.note May 2019 en_US


Files in this item

This item appears in the following Collection(s)

Show simple item record

View Statistics