Research on stability issues of a grid-connected PV inverter in power hardware in the loop (PHIL) architecture

Simple item page
dc.contributor.authorPokharel, Mandip
dc.contributor.examiningcommitteeRajapakse, Athula (Electrical and Computer Engineering) Hollaender, Hartmut (Civil Engineering) Moschopoulos, Gerry (Electrical and Computer Engineering, Western University)en_US
dc.contributor.supervisorHo, (Carl) Ngai Man (Electrical and Computer Engineering)en_US
dc.date.accessioned2020-09-25T20:39:14Z
dc.date.available2020-09-25T20:39:14Z
dc.date.copyright2020-09-17
dc.date.issued2020-09-10en_US
dc.date.submitted2020-09-17T17:26:14Zen_US
dc.degree.disciplineElectrical and Computer Engineeringen_US
dc.degree.levelDoctor of Philosophy (Ph.D.)en_US
dc.description.abstractThis thesis presents an in-detail stability analysis of a Power Hardware in the Loop (PHIL) network formed through an Ideal Transformer Method (ITM) interface. The ever-growing demand for PHIL testing necessitates thorough research in the area. The ITM interface devices are crucial in determining the accurate and stable PHIL. Therefore, this thesis considers the parameters of these individual devices to develop analytical equations with which the stability can be determined quantitatively. This helps in choosing the interface devices as well as the system parameters before forming the PHIL setup. The PHIL testing is something that requires an experimental result to validate its operation besides the theoretical and mathematical formulations. The work in this thesis follows the methodology of mathematical analysis followed by experimental results. The PHIL setup used in this thesis for its analysis considers a simple resistor divider network to formulate its hypothesis and finally extends the study to evaluate a Grid-Connected PV Inverter (GCPI) in a PHIL architecture. The delay present in the PHIL network as a result of non-ideal interface devices creates a major discrepancy between the results in the actual system with the PHIL system. In order to eliminate the effect of this delay, this thesis considers the application of a Smith Predictor (SP) compensator. This SP compensator consists of a model of the interface and the estimation of the delay in the PHIL network of choice. This thesis works towards developing the model of the interface device in the ITM interface. To validate the model, an experimental gain and phase measurements are made and compared with the gain and phase of the model. This ensures that an accurate model of the interface is obtained to model the SP compensator. Also, the round-trip delay of the PHIL network under study is estimated through various combinations of I/O devices. Once the SP compensator model is developed, it is implemented in Real Time Digital Simulator (RTDS) to verify the stability predictions made from the theory. The SP employed PHIL network with resistor divider and a GCPI is used as actual hardware for the experimental validations. Besides the stability analysis of a PHIL network, this thesis also presents a fundamental work that could benefit the dynamic response of a switched-mode amplifier. The switched-mode amplifier with a conventional linear controller would have a bandwidth limited by the converter parameters. This thesis explores the area of non-linear control by implementing a Second Order Switching Surface (SSS) based Boundary Controller (BC) to a Full Bridge (FB) Voltage Source Inverter (VSI) operating with unipolar switching. The experiments are performed in a 550 VA, VSI prototype which showed a transient response in the range or 150-320 µs. This can easily be extended to push the dynamic response of such a setup with the use of an advanced digital control card complemented by a higher switching semiconductor device.en_US
dc.description.noteFebruary 2021en_US
dc.identifier.citationNguyen V.H. et al., “Hardware-in-the-Loop Assessment Methods, In: Strasser T., de Jong E., Sosnina M. (eds) European Guide to Power System Testing,” Springer, Cham, pp 51-66, June 2020.en_US
dc.identifier.citationE. Desarden et al., “Evaluation of the IEEE Std 1547.1-2020 Unintentional Islanding Test Using Power Hardware-in-the-Loop,” 47th IEEE Photovoltaic Specialists Conference, June 2020.en_US
dc.identifier.citationM. Pokharel and C. N. Man Ho, "Modelling and Experimental Evaluation of Ideal Transformer Algorithm Interface for Power Hardware in the Loop Architecture," 2020 IEEE Applied Power Electronics Conference and Exposition (APEC), New Orleans, LA, USA, June 2020.en_US
dc.identifier.citationM. Pokharel and C. N. M. Ho, "Stability Analysis of Power Hardware in the Loop (PHIL) Architecture with Solar Inverter," in IEEE Transactions on Industrial Electronics, Early Access, April 2020.en_US
dc.identifier.citationGarcía-Martínez, E.; Sanz, J.F.; Muñoz-Cruzado, J.; Perié, J.M, “A Review of PHIL Testing for Smart Grids—Selection Guide, Classification and Online Database Analysis”, Electronics, 9, 382, Feb 2020.en_US
dc.identifier.citationJ.Le, H.Zhang, X.Li, J.Zhu, “A unified power interface modeling method of a digital-physical hybrid simulation platform,” International Journal of Electrical Power & Energy Systems, vol. 111, pp. 144-151, Oct 2019.en_US
dc.identifier.citationS. Wang, Z. Xu, B. Li and D. Xu, "Stability Evaluation of Power Hardware-in-the-loop Simulation for DC System," 2018 IEEE International Power Electronics and Application Conference and Exposition (PEAC), Shenzhen, 2018, pp. 1-5.en_US
dc.identifier.citationA. Parizad, H.R.Baghaee, M. E. Iranian, G. B. Gharehpetian, J.M. Guerrero, “Real-time simulator and offline/online closed-loop test bed for power system modeling and development”, International Journal of Electrical Power & Energy Systems, vol. 122, 2020, 106203.en_US
dc.identifier.citationI. D. G. Jayawardana, C. N. M. Ho and Y. He, "Boundary Control with Corrected Second-order Switching Surface for Buck Converters Connected to Capacitive Loads," in IEEE Journal of Emerging and Selected Topics in Power Electronics, March 2020 (Early Access).en_US
dc.identifier.citationAnjum W, Husain AR, Abdul Aziz J, Abbasi MA, Alqaraghuli H, “Continuous dynamic sliding mode control strategy of PWM based voltage source inverter under load variations,” PLoS ONE 15(2): e0228636, Feb 2020.en_US
dc.identifier.citationV. Repecho, D. Biel and J. M. Olm, "A simple switching frequency regulated sliding mode controller for a VSI with a full digital implementation," in IEEE Journal of Emerging and Selected Topics in Power Electronics, Jan 2020 (Early Access)en_US
dc.identifier.citationZ.Zuang, “Design and implementation of a high-bandwidth switching power amplifier using FPGA-based boundary control,” M.Sc. dissertation, Electrical and Computer Engineering Department, University of Manitoba, Winnipeg, MB, 2020.en_US
dc.identifier.citationP. Li, Z. Song, H. Zhang and W. Jin, "Adaptive Finite Control Set Model Predictive Control Scheme for Single-phase Inverters with LCL Filter," 2020 39th Chinese Control Conference (CCC), Shenyang, China, 2020, pp. 5270-5275.en_US
dc.identifier.citationM. Mehrasa, M. Sharifzadeh and K. Al-Haddad, "A Droop Based-Control Strategy of Stand-Alone Single-Phase Converters for Microgrid Applications," IECON 2018 - 44th Annual Conference of the IEEE Industrial Electronics Society, Washington, DC, 2018, pp. 5261-5266.en_US
dc.identifier.citationZ. Zhang, C. N. Man Ho and W. Xiao, "An FPGA-based Switch-mode Power Amplifier using Boundary Control to achieve High System Bandwidth," 2019 IEEE Energy Conversion Congress and Exposition (ECCE), Baltimore, MD, USA, 2019, pp. 1514-1519.en_US
dc.identifier.citationA. Benigni, T. Strasser, G. De Carne, M. Liserre, M. Cupelli and A. Monti, "Real-Time Simulation-Based Testing of Modern Energy Systems: A Review and Discussion," in IEEE Industrial Electronics Magazine, vol. 14, no. 2, pp. 28-39, June 2020.en_US
dc.identifier.citationA. Nateghi, H.Shahsavari, “Optimal Design of FPI^λ D^μ based Stabilizers in Hybrid Multi-Machine Power System Using GWO Algorithm,” Journal of Operation and Automation in Power Engineering, 2020en_US
dc.identifier.citationA. El Gadari et al., "Photovoltaic System Based On The PUC9 Inverter," 2019 IEEE 28th International Symposium on Industrial Electronics (ISIE), Vancouver, BC, Canada, June 2019, pp. 2059-2064.en_US
dc.identifier.citationY. Zhou, C. N. M. Ho and K. K. Siu, "A Fast PV MPPT Scheme Using Boundary Control With Second-Order Switching Surface," in IEEE Journal of Photovoltaics, vol. 9, no. 3, pp. 849-857, May 2019.en_US
dc.identifier.citationJ. Liu, J. Wu, J. Qiu and J. Zeng, "Switched Z-Source/Quasi-Z-Source DC-DC Converters With Reduced Passive Components for Photovoltaic Systems," in IEEE Access, vol. 7, pp. 40893-40903, March 2019.en_US
dc.identifier.urihttp://hdl.handle.net/1993/35095
dc.language.isoengen_US
dc.rightsopen accessen_US
dc.subjectBoundary Controlen_US
dc.subjectDelayen_US
dc.subjectFast Dynamicen_US
dc.subjectGain Phase Measurementen_US
dc.subjectHardware in the Loopen_US
dc.subjectIdeal Transformer Methoden_US
dc.subjectIncremental Conductanceen_US
dc.subjectInterface Algorithmen_US
dc.subjectMaximum Power Pointen_US
dc.subjectPade Approximationen_US
dc.subjectPhotovoltaicen_US
dc.subjectPower Amplifieren_US
dc.subjectPower Hardware in the Loopen_US
dc.subjectPV Inverteren_US
dc.subjectReal Time Simulatoren_US
dc.subjectRouth-Hurwitz Criteriaen_US
dc.subjectRTDSen_US
dc.subjectSmall-signal Stabilityen_US
dc.subjectSmith Predictoren_US
dc.subjectStabilityen_US
dc.subjectSwitched-mode Amplifieren_US
dc.subjectTransient Responseen_US
dc.subjectVoltage Source Inverteren_US
dc.titleResearch on stability issues of a grid-connected PV inverter in power hardware in the loop (PHIL) architectureen_US
dc.typedoctoral thesisen_US
Files
Original bundle
Now showing 1 - 1 of 1
Thumbnail Image
Name:
Pokharel_Mandip.pdf
Size:
5.75 MB
Format:
Adobe Portable Document Format
Description:
Main Thesis
Download
License bundle
Now showing 1 - 1 of 1
Thumbnail Image
Name:
license.txt
Size:
2.2 KB
Format:
Item-specific license agreed to upon submission
Description:
Download
Collections
FGS - Electronic Theses and Practica