MSpace - DSpace at UofM >
Faculty of Graduate Studies (Electronic Theses and Dissertations) >
FGS - Electronic Theses & Dissertations (Public) >

Please use this identifier to cite or link to this item: http://hdl.handle.net/1993/2007

Title: High-speed Viterbi decoder design and implementation with FPGA
Authors: Lin, Jian
Issue Date: 1-Dec-2000
Abstract: This thesis describes a design and implementation of a Viterbi decoder using FPGA technology. We use the sliding block filtering concept, the pipeline interleaving technique and the forward processing method to construct the design. We use VHDL to describe the design, Synopsys tools to synthesize it and Xilinx tools to target the design to an XVC300-8 device. Besides the above, the principle of the Viterbi Algorithm, two kinds of structures of the Viterbi decoder, VHDL coding style, a high level synthesis strategy and the methodologies of FPGA design are briefly discussed. We also present complete source code, scripts and reports for this design in appendixes.
URI: http://hdl.handle.net/1993/2007
Appears in Collection(s):FGS - Electronic Theses & Dissertations (Public)

Files in This Item:

File Description SizeFormat
MQ57555.pdf4.76 MBAdobe PDFView/Open
View Statistics

Items in MSpace are protected by copyright, with all rights reserved, unless otherwise indicated.

 

Valid XHTML 1.0! MSpace Software Copyright © 2002-2010  Duraspace - Feedback