A built-in testable architecture and design method for on-chip error correction circuits of embedded memories in VLSI/ASIC systems

Thumbnail Image
Files
Cui_A_built-in.pdf(5.98 MB)
Date
1994
Authors
Cui, Lianfa
Journal Title
Journal ISSN
Volume Title
Publisher
Abstract
Description
Keywords
Citation
URI
http://hdl.handle.net/1993/17890
Collections
FGS - Electronic Theses and Practica