Wafer level systems : theory and applications

Simple item page
dc.contributor.authorBlight, David C.en_US
dc.date.accessioned2013-04-12T20:38:44Z
dc.date.available2013-04-12T20:38:44Z
dc.date.issued1995en_US
dc.degree.disciplineElectrical and Computer Engineeringen_US
dc.degree.levelDoctor of Philosophy (Ph.D.)en_US
dc.description.abstracten_US
dc.format.extentxii, 149 leaves :en_US
dc.identifierocm00135648en_US
dc.identifier.urihttp://hdl.handle.net/1993/18732
dc.language.isoengen_US
dc.rightsopen accessen_US
dc.titleWafer level systems : theory and applicationsen_US
dc.typedoctoral thesisen_US
Files
Original bundle
Now showing 1 - 1 of 1
Thumbnail Image
Name:
Blight_Wafer_level.pdf
Size:
10.17 MB
Format:
Adobe Portable Document Format
Description:
Download
Collections
FGS - Electronic Theses and Practica