Home

A built-in testable architecture and design method for on-chip error correction circuits of embedded memories in VLSI/ASIC systems

Files in this item

This item appears in the following Collection(s)

View Statistics