Design and verification of a system-on-chip packet classification implementation

Simple item page
dc.contributor.authorCornelsen, Douglas Jamesen_US
dc.date.accessioned2014-11-25T21:46:28Z
dc.date.available2014-11-25T21:46:28Z
dc.date.issued2007en_US
dc.degree.disciplineElectrical and Computer Engineeringen_US
dc.degree.levelMaster of Science (M.Sc.)en_US
dc.description.abstracten_US
dc.format.extent9357040 bytesen_US
dc.identifier(Sirsi) a1820486en_US
dc.identifier.urihttp://hdl.handle.net/1993/29478
dc.language.isoengen_US
dc.rightsopen accessen_US
dc.titleDesign and verification of a system-on-chip packet classification implementationen_US
dc.typemaster thesisen_US
Files
Original bundle
Now showing 1 - 1 of 1
Thumbnail Image
Name:
Cornelsen_Design_and.pdf
Size:
8.92 MB
Format:
Adobe Portable Document Format
Description:
Download
Collections
FGS - Electronic Theses and Practica