Statistics for A built-in testable architecture and design method for on-chip error correction circuits of embedded memories in VLSI/ASIC systems

Total visits

views
A built-in testable architecture and design method for on-chip error correction circuits of embedded memories in VLSI/ASIC systems 181

Total visits per month

views
November 2023 0
December 2023 0
January 2024 1
February 2024 0
March 2024 0
April 2024 0
May 2024 0

File Visits

views
Cui_A_built-in.pdf 290

Top country views

views
United States 47
Germany 33
Canada 21
China 20
Ireland 9
Finland 5
United Kingdom 5
Cyprus 2
European Union 2
Vietnam 2
Hong Kong SAR China 1
Malaysia 1
Russia 1
Singapore 1
Taiwan 1
Uzbekistan 1

Top city views

views
Winnipeg 20
Ashburn 18
Zhengzhou 11
Dublin 9
Inglewood 9
Beijing 5
Palo Alto 4
Helsinki 3
Mountain View 3
Burton-on-Trent 2
Hanoi 2
Landshut 2
Los Angeles 2
Offenburg 2
Austin 1
Central 1
Changzhou 1
Des Moines 1
Frankfurt am Main 1
Heidelberg 1
London 1
Mannheim 1
Morlenbach 1
Moscow 1
Mudau 1
Nagold 1
Schwann 1
Seattle 1
Shah Alam 1
Singapore 1
Taichung 1
Uzbekistan 1
Yicheng 1