## Load Balancing, Power Factor Correction, and Voltage Regulation Using a Static Var Compensator

by

Oliva Vianey Mateo Salas

Media embedded in the Thesis

## List of Figures

Figure 1 StatCom System	5
Figure 2 Charles Steinmetz (right) with Albert Einstein	5
Figure 3 Steinmetz circuit for balancing a load using reactive components.	6
Figure 4 Dynamic Steinmetz Circuit	6
Figure 5 Thyristor switched capacitor banks	6
Figure 6 6-pulse FC-TCR 1) BCab, 2) BCbc, 3) BCca	7
Figure 7 Static Unbalanced Var Compensator (SUVC).	7
Figure 8 Twelve pulse SVC with double transformer	8
Figure 9 Alternative 12-pulse SVC with single transformer	8
Figure 10 Hybrid system combining classic TCR, passive and active filters	9
Figure 11 Hybrid system combining TCR-FC and an active filter	9
Figure 12 Electric train connection to SVC and system through intermediate stage	. 10
Figure 13 Electric train connection; a) direct connection and b) intermediate stage	. 10
Figure 14 Power transfer in ac system. a) Power system b) Phasor representation	.11
Figure 15 Thyristor Controller Reactor (TCR)	.11
Figure 16 Current and voltage through the inductor for firing angles ( $lpha$ )	.12
Figure 17 B <sub>TCR</sub> pu as a function of firing angle	.13
Figure 18 Magnitude of TCR harmonic currents (pu) with respect to firing angle	.13
Figure 19 Thyristor Switched Capacitor (TSC)	. 13
Figure 20 SVC systems	.14
Figure 21 Reach of SVC systems. a) TCR-FC, b) TCR-TSC	.14
Figure 22 Voltage-Current Characteristics of an FC-TCR SVC	.15
Figure 23 System architecture used for EMTP/PSCAD simulations.	.16
Figure 24 Overall layout system	.17
Figure 25 FFT measurement blocks used to calculate susceptance values at the load	.17
Figure 26 Proportional Integral voltage control system.	. 18
Figure 27 Load balancing control system blocks.	. 18
Figure 28 Susceptance allocation control	.19
Figure 29 Phase locked loop block diagram	.19
Figure 30 PLL firing scheme from zero crossing reference and alpha order ( $lpha$ )	.19
Figure 31 6-Pulse SVC connected to system through a Y-D transformer	.20
Figure 32 Graphical steps for the inclusion of Xt	.21
Figure 33 Overall SVC open loop control diagram for load balancing.	.21
Figure 34 System diagram with 12-pulse SVC	.22
Figure 35 12-pulse line currents at a) Load and b) Source	.22
Figure 36 12-pulse at steady state a) Unbalance, b) THD, and c) PF at source	.23
Figure 37 Single-phase view of PSCAD System 1: Load Balancing.	.24
Figure 38 6-pulse line currents at: a) load (unbalanced) and b) source (balanced)	.25
Figure 39 Simulation results for dynamically balanced currents	.26
Figure 40 Line currents at the source for different cases of percentage unbalance	.27
Figure 41 Per phase compensations for a resistive load (R) in phase ab	. 27
Figure 42 Single phase view of System: Load balancing and voltage regulation	.28

Figure 43 PSCAD simulation results: unbalances at load and source	28
Figure 44 PSCAD simulation results: a) voltage rms b) THD c) PF at source	29
Figure 45 Current Harmonics in a 6-Pulse SVC.	
Figure 46 Current Harmonics in a 6-Pulse SVC for load balancing	31
Figure 47 Current harmonics at the source for a 12-Pulse SVC	32
Figure 48 Odd harmonics in a 12-Pulse SVC for different loadings.	33
Figure 49 Overall system layout for hardware implementation	34
Figure 50 Reactive capacity if FC-TCR SVC with respect to firing angle	35
Figure 51 Per phase SVC compensations for a resistive load	35
Figure 52 Block diagram of PCB.	36
Figure 53 Current sensor block diagram	36
Figure 54 Voltage sensor block diagram	36
Figure 55 Current peak detector	37
Figure 56 Voltage peak detector	37
Figure 57 PCB board (left) and F28M35x DSP board from Texas Instruments (right)	
Figure 58 Flow diagram for the balancing algorithm	
Figure 59 Block diagram for on-line load balancing of a purely resistive load.	
Figure 60 BTCR pu vs firing angle	
Figure 61 a) Zero crossing circuit and b) Firing through isolation circuit	40
Figure 62 Firing pulse generation process.	40
Figure 63 TCR Characteristics for a firing angle of 120°	41
Figure 64 3D View of the designed PCB	41
Figure 65 Unbalanced line load currents.	42
Figure 66 Balanced line source currents	42
Figure 67 Compensating line currents from SVC.	42
Figure 68 Complete set-up using LabVolt components	43



Figure 1 StatCom System.



Figure 2 Charles Steinmetz (right) with Albert Einstein<sup>1</sup>.

<sup>&</sup>lt;sup>1</sup> Picture taken from:http://cr4.globalspec.com/blogentry/6825/Charles-Proteus-Steinmetz-The-Wizard-of-GE-Part-1



Figure 3 Steinmetz circuit for balancing a load using reactive components.



Figure 4 Dynamic Steinmetz Circuit.



Figure 5 Thyristor switched capacitor banks.



Figure 6 6-pulse FC-TCR 1) BCab, 2) BCbc, 3) BCca.



Figure 7 Static Unbalanced Var Compensator (SUVC).



Figure 8 Twelve pulse SVC with double transformer.



Figure 9 Alternative 12-pulse SVC with single transformer.



Figure 10 Hybrid system combining classic TCR, passive and active filters.



Figure 11 Hybrid system combining TCR-FC and an active filter.



Figure 12 Electric train connection to SVC and system through intermediate stage.



Figure 13 Electric train connection; a) direct connection and b) intermediate stage.



Figure 14 Power transfer in ac system. a) Power system b) Phasor representation.



Figure 15 Thyristor Controller Reactor (TCR).



Figure 16 Current and voltage through the inductor for firing angles ( $\alpha$ ).



Figure 17  $B_{TCR}$  pu as a function of firing angle.



Figure 18 Magnitude of TCR harmonic currents (pu) with respect to firing angle.



Figure 19 Thyristor Switched Capacitor (TSC).



Figure 20 SVC systems.



Figure 21 Reach of SVC systems. a) TCR-FC, b) TCR-TSC.



Figure 22 Voltage-Current Characteristics of an FC-TCR SVC.

1.1



Figure 23 System architecture used for EMTP/PSCAD simulations.







Figure 25 FFT measurement blocks used to calculate susceptance values at the load.



Figure 26 Proportional Integral voltage control system.



Figure 27 Load balancing control system blocks.



Figure 28 Susceptance allocation control.



Figure 29 Phase locked loop block diagram.



Figure 30 PLL firing scheme from zero crossing reference and alpha order ( $\alpha$ ).



Figure 31 6-Pulse SVC connected to system through a Y-D transformer.



Figure 32 Graphical steps for the inclusion of Xt.



Figure 33 Overall SVC open loop control diagram for load balancing.



Figure 34 System diagram with 12-pulse SVC.



Figure 35 12-pulse line currents at a) Load and b) Source.



Figure 36 12-pulse at steady state a) Unbalance, b) THD, and c) PF at source.



Figure 37 Single-phase view of PSCAD System 1: Load Balancing.



Figure 38 6-pulse line currents at: a) load (unbalanced) and b) source (balanced).



Figure 39 Simulation results for dynamically balanced currents.



Figure 40 Line currents at the source for different cases of percentage unbalance.



Figure 41 Per phase compensations for a resistive load (R) in phase ab.



Figure 42 Single phase view of System: Load balancing and voltage regulation.



Figure 43 PSCAD simulation results: unbalances at load and source.



Figure 44 PSCAD simulation results: a) voltage rms b) THD c) PF at source



Figure 45 Current Harmonics in a 6-Pulse SVC.



Figure 46 Current Harmonics in a 6-Pulse SVC for load balancing.



Figure 47 Current harmonics at the source for a 12-Pulse SVC.



Figure 48 Odd harmonics in a 12-Pulse SVC for different loadings.



Figure 49 Overall system layout for hardware implementation.



Figure 50 Reactive capacity if FC-TCR SVC with respect to firing angle.



Figure 51 Per phase SVC compensations for a resistive load.



Figure 52 Block diagram of PCB.



Figure 53 Current sensor block diagram.



Figure 54 Voltage sensor block diagram.



Figure 55 Current peak detector.



Figure 56 Voltage peak detector.



Figure 57 PCB board (left) and F28M35x DSP board from Texas Instruments (right).



Figure 58 Flow diagram for the balancing algorithm.



Figure 59 Block diagram for on-line load balancing of a purely resistive load.



Figure 60 BTCR pu vs firing angle.



Figure 61 a) Zero crossing circuit and b) Firing through isolation circuit.



Figure 62 Firing pulse generation process.



Figure 63 TCR Characteristics for a firing angle of 120°.



Figure 64 3D View of the designed PCB.



Figure 65 Unbalanced line load currents.



Figure 66 Balanced line source currents.



Figure 67 Compensating line currents from SVC.



Figure 68 Complete set-up using LabVolt components.